Abstract
Introduction
With the LTE-A system of large-scale commercial, for different emerging markets, the user design of the receiver is constantly updated. In the cell synchronization process, the UE and the eNodeB are obtained to get time and frequency synchronization and cell ID, which are mainly divided into primary synchronization signal (PSS) detection and secondary synchronization signal (SSS) detection [1] . For the PSS detection algorithm, literature [2] gives an algorithm with low computational complexity. The algorithm first obtains the position of the PSS according to the symmetry of the PSS, and then cross-correlates with the local PSS to obtain the ID number. For the SSS detection algorithm, literature [3] compared the SSS detection algorithm in time and frequency domain, through simulation, SSS detection algorithm performance is relatively better in the frequency domain. In literature [4, 5] , an algorithm using Hadamar matrix instead of correlation algorithm is proposed, which can reduce the complexity of SSS detection algorithm.
In this paper, through the algorithm of blind detection of cell ID, ASIC design is compared with the traditional Field Programmable Gate Array (FPGA) processing, the ASIC design is more suitable for real-time and reliability requirements of large-scale and complex digital signal processing, cost, power consumption, etc. At the same time, through the verification of hardware and algorithm performance, the design module has better performance in area and power consumption than the same kind of design module through the verification of UVM. So it can meet and apply to LTE-A user terminal and has certain practical significance.
Related Algorithms Research

PSS Coarse Synchronization
PSS coarse synchronization is to quickly find the approximate location of PSS and get the cell group ID number (2) ID N . Since the PSS has a period of 5ms and each field contains PSS and the position is fixed, it is possible to take the data in two consecutive fields and slide the correlation data between the two sets of received data. The position of the maximum value is the approximate position of PSS, The received PSS is associated with the local PSS according to the approximate location of the PSS to obtain the (2) ID N .
The specific steps of the program are: receive a frame of data, divided into two fields, respectively, using 1 () rn and 2 () rn to represent (assuming that each field data contains a complete PSS), the two sets of receive data. And the correlation function is given by: 
The timing measure function is:
The approximate position of PSS can be obtained as:
PSS Fine Synchronization
PSS coarse synchronization is only to obtain the approximate position of PSS, the accuracy position cannot meet the requirements, need to carry out PSS fine synchronous operation. In this paper, the algorithm based on receiving PSS and local PSS is adopted.
First, an 
The position of the maximum value obtained by Eq. (5) is the position of the fine synchronization:
SSS Detections
After the PSS synchronization is completed, the exact position of the PSS is determined. However, it cannot be determined whether the current data is the first or second field. The SSS takes 10ms as the cycle, so it can detect the cell group ID ID N , the cell ID group number (1) ID N . In this paper, we use the coherent detection algorithm [6] .
Since the SSS detection is performed after the PSS detection, when the channel coherence time is greater than 4 OFDM symbol lengths, the PSS is used to obtain the estimated value ˆ( )
PSS
Hk of the channel impulse response, and the frame synchronization is performed by the coherent detection method.
The received time domain PSS is transformed into the frequency domain PSS by the FFT transformation, and is denoted by () PSS Rk , and the local frequency domain PSS is generated, denoted by ()
Tk . If the channel coherence time is greater than 4 OFDM symbols, the channel impulse response estimate can be obtained:
According to the PSS position, the time-domain SSS is transformed into the frequency-domain SSS by FFT, and then the channel compensation is performed:
SSS
Rk
 consisting of even and odd-numbered bits. According to the PSS synchronization obtained by the (2) ID N and scrambling sequence 0 () ck, the ˆ( 2 )
SSS
Rk to descramble:
The different cyclic shift sequences 
m estimate of 1 m and 0 m similar, not repeat them:
The correspondence between 1 m and 0 m estimates 0 m is as follows:
, and
, and 
Using the descrambling coherent detection algorithm, a total of 44 correlation operations (estimated 0 m , 30 times; estimate 1 m , 14 times).
ASIC Design and Implementation
Functional Structure
The cell synchronization ID blind detection module includes a control module (ctrl), an interface module (regif), a memory module (mem) and an arithmetic processing module (cal). The external interaction with AXI Direct memory access (AXIDMA) triggers the reading and writing of Double Data Rate (DDR) data. 
Control Module
In this paper, the control module with finite state machine control, the jump as follows: 3. MEAS_PROC state: enter the state, the specific functions of the module operation. When the operation is complete, the proc_finish signal is set to indicate that the operation has been completed and the MEAS_PROC state jumps to the MEAS_END state.
4. MEAS_END state: When the module enters this state, it indicates that the external configuration of the functional tasks have been completed, meas_finish signal is set to jump from the MEAS_END state to IDLE state.
Interface Module
The interface module uses the common ZSP bus interface, sets up the parameter which needs to the module correlation function. Interface module in addition to the need to design interface signals, but also need to design parameter registers, easy ZSP bus to read and write, to achieve different functional module configuration. 
Memory Module
In this paper, the design of the module, a total of 8 memory, each memory size are Spram128x64bw, both as input and output memory. According to the different functions of the module, the specific allocation of the use of eight blocks memory.
Arithmetic Processing Module
This module mainly implements PSS coarse synchronization, PSS fine synchronization, SSS blind detection in the computing processing unit. is completed. After the code is compiled, it is checked by VCS simulation tool for its correctness and feasibility [7] . The code inspection report is shown below.
Figure 5. RTL Code Inspection Report
In this paper, the use of Verdi simulation tool RTL code for the module was integrated, this will help to check the code whether it can be integrated and normative, integrated top-level structure shown below. The top-layer structure mainly comprises a control module meas_fft_ctrl, an interface module meas_fft_regif, a memory module meas_fft_mem, a butterfly operation unit meas_fft_proc, a frame synchronization and a cell group ID number detection function module meas_fft_sss, and a frequency offset compensation function module meas_fft_fre.
Figure 6. Top Layer Circuit Diagram
RTL code designed to achieve the function of the target, but also the need for functional verification.
UVM Simulation Verification
The verification platform of ID-based blind inspection module is mainly based on the UVM authentication method of SystemVerilog verification language, which mainly consists of two parts: random verification environment and reference model [8] .
The block diagram of the entire verification platform for the module is shown below. 
Simulation and Verification Results
This section use VCS simulation tools and graphical debugging tools, the module was a comprehensive functional verification, the verification process need to cover all the function points, simulation waveform more, so we select several typical waveform analysis instructions. It can be seen from the figure, the module to meet the bus interface timing; the module's registers can be normal reset, and the reset value is correct; the module's registers can read and write, and read and write attributes fully meet the design intent.
Register Basic Attribute Simulation Results
M0 Value Estimation Function Simulation Results
Figure 10. M0 Value Estimation Function Simulation Waveform
As can be seen from the figure, this simulation does not enable interrupts, so after the end of the module operation, and no interrupt signal. In this case, the value of the interrupt flag register can only be read until the interrupt flag register is set to determine that the module has finished running, and then read the output data from the memory and compare the correctness of the output data. The results show that this function can achieve the desired goal. Figure 11 shows the simulation waveform for the M1 value estimation function. From the waveform can be seen, this simulation is by the DMA boot module work. After the module runs, the interrupt signal is normally generated. Comparison of the data after the simulation shows that the function can achieve the desired goal.
M1 Value Estimation Function Simulation Results
Figure 11. M1 Value Estimation Function Simulation Waveform
Simulation Results Analysis
By observing the simulation waveforms and emulation log information of each test case, it can be concluded that the registers and the memory can be read and written normally, and there is no data bit sticking or address error, etc. The bus operation is normal and there is no bus which cannot be read and written. The actual working time of the module is shown in Table 3 , and the actual working time is in accordance with the time evaluation in the program; the interrupt can be generated normally; each function of the module can achieve the expected target. 
Logic Synthesis
In this paper, the use of DC synthesis tools on the logic of the module synthesis, it can RTL code into the gate-level netlist, and produce the appropriate logical file reports.
In order to effectively reduce power consumption and reduce the chip area, this paper uses a pre-insert with the scanning side of the latch type integrated gate clock. The results are shown below. The following conclusions can be drawn from Figure 13 and Figure 14: 1, the design of the integrated logic area is 1 302 392.271 666 um2, where the combinational logic area is 299 699.322 752 um2, the sequential logic area is 1 002 722.948 914 um2; 2, the design of the operating voltage is 0.99, dynamic power consumption is 51.274 7mw, the static power consumption is 16.448uw, the total power consumption is 51.291 1mw.
Conclusion
The logical area of the synchronous ID blind detection module in LTE-A system designed by this paper is 125 669.429 722 um2, about 8.8% smaller than that of the same module. The power consumption of the module is 5.259 2 mw, about 9.3% lower than that of the same module. It can be seen, in line with this without sacrificing the premise of the larger performance of the hardware area, power consumption considerations, compared with similar modules designed to have certain advantages, to meet the design requirements, with application value.
